A custom-made algorithm-specific processor for model predictive control

Panagiotis D. Vouzis, Leonidas G. Bleris, Mark G. Arnold, Mayuresh V. Kothare

Research output: Chapter in Book/Report/Conference proceedingConference contribution

6 Scopus citations


This paper presents an algorithm-specific processor for embedded Model Predictive Control (MPC). After analyzing the computational cost of MPC, via profiling, we observe that the optimizations associated with MPC are dominated by operations on real matrices. To overcome this bottleneck we propose connecting a limited resource host processor with an algorithm-specific matrix processor, whose architecture is described. The matrix processor uses a 16-bit Logarithmic Number System (LNS) arithmetic unit to carry out the required arithmetic operations. The proposed architecture is implemented using a Hardware Description Language (HDL) and subsequently it is synthesized and emulated on a Field Programmable Gate Array (FPGA). The timing and area cost results are presented and analyzed.

Original languageEnglish (US)
Title of host publicationIEEE International Symposium on Industrial Electronics
Number of pages6
StatePublished - 2006
Externally publishedYes
EventInternational Symposium on Industrial Electronics 2006, ISIE 2006 - Montreal, QC, Canada
Duration: Jul 9 2006Jul 13 2006


OtherInternational Symposium on Industrial Electronics 2006, ISIE 2006
CityMontreal, QC

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Control and Systems Engineering


Dive into the research topics of 'A custom-made algorithm-specific processor for model predictive control'. Together they form a unique fingerprint.

Cite this