TY - GEN
T1 - A 2-MHZ, process and voltage compensated clock oscillator for biomedical implantable SoC in 0.18-μm CMOS
AU - Bhamra, Hansraj
AU - Irazoqui, Pedro
PY - 2013
Y1 - 2013
N2 - We present the design and performance of a power and area efficient, process and voltage compensated, 2-MHz clock oscillator for state-of-the art wireless biomedical implantable systems-on-chip. The design presented in this paper is based on a fully differential three-stage ring oscillator with replica feedback bias, a novel process detection circuit, and a novel differential comparator to save power and area. The design of the comparator ensures the rail-to-rail swing and further improves power-supply-rejection-ratio (PSRR). The process corner sensing scheme is based on the leakage current of the device which generates control voltage for the replica feedback bias circuit. A total of 66 chip samples were collected from various locations on multiple full wafers and average variation of ±2.81% with process corner was measured at room temperature. The variation in clock frequency with supply was 0.11% for the voltage range of 1.9V-3V. The design of oscillator is intended for the RF powering scheme and it occupies 0.018 μm2 in 0.18-μm CMOS. The clock oscillator consumes 12μW from a 1.8 V regulated supply.
AB - We present the design and performance of a power and area efficient, process and voltage compensated, 2-MHz clock oscillator for state-of-the art wireless biomedical implantable systems-on-chip. The design presented in this paper is based on a fully differential three-stage ring oscillator with replica feedback bias, a novel process detection circuit, and a novel differential comparator to save power and area. The design of the comparator ensures the rail-to-rail swing and further improves power-supply-rejection-ratio (PSRR). The process corner sensing scheme is based on the leakage current of the device which generates control voltage for the replica feedback bias circuit. A total of 66 chip samples were collected from various locations on multiple full wafers and average variation of ±2.81% with process corner was measured at room temperature. The variation in clock frequency with supply was 0.11% for the voltage range of 1.9V-3V. The design of oscillator is intended for the RF powering scheme and it occupies 0.018 μm2 in 0.18-μm CMOS. The clock oscillator consumes 12μW from a 1.8 V regulated supply.
UR - http://www.scopus.com/inward/record.url?scp=84883357528&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=84883357528&partnerID=8YFLogxK
U2 - 10.1109/ISCAS.2013.6571918
DO - 10.1109/ISCAS.2013.6571918
M3 - Conference contribution
AN - SCOPUS:84883357528
SN - 9781467357609
T3 - Proceedings - IEEE International Symposium on Circuits and Systems
SP - 618
EP - 621
BT - 2013 IEEE International Symposium on Circuits and Systems, ISCAS 2013
T2 - 2013 IEEE International Symposium on Circuits and Systems, ISCAS 2013
Y2 - 19 May 2013 through 23 May 2013
ER -